Thts paper proposes a model for calculating statistical gate-delay variation caused by intra-clup and inter-chip variability. As the variation of individual gate delays directly intluences the circuitdelay variation, it is important to characterize each gate-delay variation accurately. Funhermore, as evely transistor in a gate affects the transient characteristics of the gate, it is also necessary to consider the infra-gare variability in the model of gate-delay variation. This effect is not captured in existing statistical delay analyses. The proposed model considers the intra-gate variability through the introduction of sensitivity constants. The accuracy of the model is evaluated, and some simulation results for circuit delay variation are presented.
INTRODUCTION
The consideration of device fluctuations is an important theme in designing CMOS integrated circuits, particularly on the deep submicron technology where fluctuation of device characteristics is much more pronounced. In a conventional worst-case timing analysis, the device charactenstics are usually assumed to be uniform witlun a chip, whereas in fact considerable intra-chp variation may be present [I. 21, potentially degrading product yield [2, 3, 41 . In this paper, we suppose an inter-chip variability and an intrachip variability of transistor characteristics. The intra-chip variability represents the fluctuation of characteristics behveen individual transistors on a single chip, and inter-chip variability represents the fluctuation in characteristics between chips assuming uniform characteristics within each chip.
It is necessary to consider the variability of all transistors within a clup to calculate the intra-and inter-chip variations of gate delay. A number of methods for statistical timing analysis based on the intra-chip delay variability have been proposed [13, 14, 5, 6, 71. However, these previous methods were gate-level analyses, approximating intra-chip variability of gate delay by a constant ratio, for example, 15% or 20% of the average gate-delay. In order to accurately simulate the circuit-delay variation by statistical timing analysis, the delay variations of each gate should be calculated accurately, not approximated to a single value.
Intra-chip variability of gate delay is caused by intra-clup variation in transistor characteristics in the gate. As such, every transistor on a chargingjdischarging path intluences the gate-delay variability. Therefore, the ratio of the intra-chip delay variation is not constant, instead depending on the number of transistors on the path. The model should therefore consider the relative variability among intra-gate transistors, in this paper referred to as rhe inIra-gore vuriobiliry. The intra-gate variability inffuences each gate-delay variation much. As a result, each gate-delay variation influences the total circuit-delay variation directly. so we need to consider the intra-gate variability in a statistical timing analysis. It Permission to make digital or hard copies of all or pall o f this work for personal or clas~room use is granted withoul fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise. lo republish, to post on sewers or lo redistribute to lisls, requires prior specific permission andlor a fee. ICCAD'OJ. November It-13.2003 
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is important to estimate each gate-delay variation accurately. Thts paper proposes a model for a statistical gate-delay calculation with consideration of the intra-gate variability.
Although intra-gate variability may be calculated simply by ass i p n g variables to every transistor in the gate, such a model would quickly become infeasible when considering large numbers of transistors. The proposed model was therefore developed to calculate the intra-chip variability of gate delay using fewer variables.
In this paper, the gate-delay model based on a response surface method (RSM)[8] and incorporating intra-gate variability is first presented, with mention of the modeling of transistor characteristics, The method for calculating the sensitivity constant of the gate-delay model is then introduced, and the accuracy of calculation is evaluated. Some simulation results are then presented, demonstrating the importance of considering intra-gate variability.
STATISTICAL GATE-DELAY MODELING
The proposed gate-delay model for characterizing inter-chip and intra-chip delay variation is based on a response surface method (RSM) [8] . When multiple transistors exist on a chargingldischarging path, each of the transistors affects the transient behavior of the gate. For example, Fig. 1 shows fall-delay distributions calculated with and without consideration of intra-gate variability for a 2-input NAND gate. In h s example, only the intra-chip variability of transistors is considered, and the influences of each transistor on gate delay are assumed to be independent. Two nMOS transistors lie on the discharging path, giving rise to delay variance of 2 d This demonstrates that in calculating both inter-chip and intra-chip gate-delay variation, it is necessary to consider the intra-gate variability.
The simplest method for calculating intra-gate variability would be to assign RSM variables to each transistor. However, such an approach would require many variables. For example, assuming 4 variables assigned to each transistor, a &input Pfolded NAND gate with 16 nMOS and 16 PMOS transistors would required 128 variables ((l6nmos + 16pmos) x 4variables). Such a large number of variables will lengthen the time require to generate RSMs and calculate delay. In the proposed delay model, calculation of intrachip and inter-chip variations is carried out using a single statistic to represent the intra-gate variability.
The variables of the proposed model are combined based on the statistical theorem that the sum of multiple normal mstributions obeys a normal distribution. The concept of U senririviry comrant is introduced to allow the intra-chip delay variation to be calculated from the inter-chip delay variation. The coefficients of the RSM can then be calculated without considering intra-gate variability explic- itly. The intra-gate variation of gate delay is then determined from the sensitivity constant and the RSM calculated without intra-gate variability.
Delay [PSI
Statistical Modeling of Transistor Characteristics
The transistor characteristics are mapped to physical parametersll]. In this paper, V T m , TOU, Win, and Lj,,, are used as the physical parameters. For convenience, the transistor characteristics are expressed by a vector p = ( p i , PI.. . . , P " )~, the elements of which are the physical parameters for nMOS and PMOS transistors. The transistor characteristics p are also expressed as the sum of the average p , the inter-ctup variation pp, and the intra-chip variation p,, as follows.
(1)
The fluctuation of transistor characteristics consists of both correlative components and independent components. On achip. the interchip variation represents the correlative component, and the intrachip variation represents the independent component. The average I, is common to both. The inter-chip variation pg is different for every chip, but is uniform within each chip, whereas the intra-chip The intra-chip variance is modeled so as to be inverse proportional to the gate area [lo, 91, and not to be dependent on the geometrical location and distance between transistors [ I , 11, 91. In this scheme, the smaller the gate-size. the larger the standard deviation of intra-chip variation.
RSM Using Lookup Tables
The RSM of gate delay without intra-gate variability is generated as follows. The delay time rd is expressed in terms of physical parameters p using a linear RSM b, as given by
The delay time depends on not only the transistor characteristics, Table Lookup Figure 2 Concept of table-lookup RSM but also the transition time and load capacitance. Therefore, the coefficients of the RSM also depend on the transition time and the load capacitance. As it is difficult to build an accurate RSM that includes transition time and capacitance as parameters over a wide parameter range, a 
Gate Delay Model
Here. we propose a model to calculate a delay variation, whch is derived through the following two steps. We combine the varables of our model based on the statistical theorem that a sum of multiple normal distributions obeys a normal distribution.
First, we discuss the intra-and inter-chip delay variations in to the gate delay, and we assign a variable to each transistor for the intra-gate variability. We explain that all variables, for the intragate variability, can be combined into one variable.
Normalization and Combination of RSM Variables
The calculation of gate-delay is discussed here using an INV gate as an example, which consists of one nMOS transistor and one PMOS transistor. For !his part of the model, it is not necessary to consider the relative variability of transistors (intra-gate variability) to calculate the gate-delay vanation. The physical parameters are represented by the sum of inter-chip variation pg and intra-chip variation p,. The vectors pp are common to all transistors within each ctup, whereas the vectors p, are different for every transistor. The delay time t d is calculated from the inter-chip and intra-chip variation as follows. 
As the physical parameters are generally correlated in some way, the physical parameters are normalized. The correlative pa-The delay td is then calculated as follows rameters pare derived from non-correlated variables x using principal component analysis ( I T A ) as follows 1121.
where U is a matrix with eigenvectors of a correlation matrix of p as column vectors. and A is a matrix with eigenvalues ofthe correlation matrix on the diagonal. The diagonal elements of matrix D represent the standard deviations of the physical parameters. Each element of vector x is a random number with a normal distribution N(0. 1) having a mean value of 0 and variance of 1.
Considering the inter-chip variation and the intra-chip variation, the delay 14 is modeled as follows.
Each element of vector x, and x, is a random number with a normal distribution having a mean value of 0 and variance of 1. The terms r;xg and T F X~ represent the inter-chip and intra-chip delay variation, respectively.
The intra-chip delay variation T F X~ is the sum of the normal distributions, and as such can be expressed as a combined normal distribution. The delay variation td can then be formulated as the following equation. Id = 10 + T I X 8 + TrXr ( 
9)
The constant to is the mean value of gate delay id, and the scalar x, is a random number N(0, I). The elements of xg cannot he combined, being common to all transistors within each chip. The subscripts g and r represent the inter-chip and intra-chip variability. respectively. The matrices D,, U, and A, are calculated from the variances and covariances of the physical parameters. The intra-gate delay variation T , is the root-mean-square of the variances of each intra-gate variation T : x~. The parameters to, rg and T , are calculated as follows. 
Intra-Gate Variability
The model as described in the previous subsection does not consider intra-gate variability. assuming one transistor on the charginddiscbarging path. The model can now be extended to the case of multiple transistors on the charginddischarging paths by introducing a sensitivity constant si. The intra-chip delay variation can then be calculated from the RSM b and the sensitivity constant.
In order to generalize the model, a term b l p k is assigned to each transistor on the charging/discharging paths. Equation ( 5 ) is then rewritten as follows. The vectors xg are common to all transistors within each chip, whereas the scalars x,t me different for every transistor. The variables xg and xZk are assumed to be independent. It is then necessary to estimate the intra-chip delay variations c;" T ,~x ,~ of Eq. (17) . However, although the coefficient T , can he calculated from the RSM b. the coefficients rrt cannot be calculated from the RSM b directly. Therefore, a sensitivity constant sk is introduced to represent the sensitivity of transistor variation to gate delay, defined as being proportional to rrk. If the sensitivity constants can he calculated for each transistor, the coefficients rrk can be calculated from the RSM b and the sensitivity constants. The RSM b is first calculated without intra-gate variability, and then the effect of intra-gate variability can be expressed by sensitivity constants. The coefficient T~~ can then be expressed by an arbitrary value T~~ and a sensitivity constant SI as a proportionality constant.
The sensitivity constant sk can be readily simulated through sensitivity analysis, as described later.
As each individual intra-gate variation skrdxrk is independent, the intra-gate variation can he expressed by a single scalar number x,. From Eqs. (17) and (19), we obtain
The variable ~f i depends on the absolute values of the sensitivity Constants sk, and cannot he calculated from the RSM b. Hence, the intra-gate delay variation T , simulated without consideration of the relative variation of each transistor is employed. When p , is assigned to all transistor on the charginddischarging paths, the delay variation T , can then be calculated from the RSM b as follows.
Therefore, p . can be used by calculating T~ without consideration of the relative variations of each transistor.
From Eqs. (20) and (24). the proposed gate-delay model hecomes (25)
The second term T~X , represents the inter-chip delay variation, the tturd term represents the intra-chip delay variation with consideration of the intra-gate variability, and the term T,X, represents the intra-chip delay variation calculated without intra-gate variability.
The coefficient e is referred to in this model as the intra-gatevariability factor. The difference in delay variation due to intra-gate variability can then he expressed solely in terms of the intra-gatevariability factor, eliminating the need to build RSMs bk for each transistor. The variations rg and T, are calculated from the RSM b using Eqs. (18) 
SENSITIVITY CONSTANT

Calculation Methods of the Sensitivity Constant
The sensitivity constants can he simulated through sensitivity analysis for each transistor. Although sensitivity constants depend on the transition time and load capacitance, it is computationally expensive to calculate sensitivity constants for every transition time and every load capacitance. Four candidate methods for calculating the sensitivity constant are evaluated below, two considering intragate variation, and two examples without.
(A) Calculation of sk for each transition time and each load capacitance
In this simple method, the sensitivity constant sk is simulated for every transition time and every load capacitance. In order to calculate the sensitivity constant, SPICE parameters for a slow case and a typical case are employed, as determined for the intra-chip vanability [9] . The sensitivity constant is calculated as the difference between the delays simulated by the slow and typical parameters, as follows. This method uses sensitivity constants calculated for typical slew and load conditions rather than all slew and load conditions. The sensitivity constant is calculated once for each gate and each input pin and pull-up/down state. Under the typical conditions, the gate-delay variation determined by this method is the same as that determined by the calculation of sx in method (A) above.
(C) Substitution by 0 or 1
The delay variation depends on the transistor characteristics on the charging/discharging paths, and the sensitivity constants of the transistors arc usually thfferent between transistors. This method assumes that the sensitivity constants of transistors on the charging/discharging paths are approximately equal. The sensitivity constant sr is defined as 1 for transistors on the charging/discharging paths, and 0 for transistors on other paths. The intra-gate-variability factor in Eq. (25) is then simplified as follows.
where m is the number of transistors on the paths. In the method, the following model can be used to calculate the gate-delay variation rather than Eq. (25).
This method does not require sensitivity analysis, and will incur larger error than method (B).
(D) Calculation of sk without intra-gate variabiliry This method does not consider the intra-gate variability. In this case, the intra-gate-variability factor is I, and the intra-chip delay variation is sk/ & times larger than that of method (A).
The method also docs not require sensitivity analysis.
Classification of Cell Structures
Three types of cell Structures are employed for error evaluation: serial, parallel, and multi-stage, refemng to the configuration of multiple transistors on the chargingidischarging paths. An example of a serial Structure is lbe pull-down path of a NAND gate, as exemplifiedin Fig. 3 for a4-input NAND gate. NOR, AND-OR-INV, and OR-AND-INV gate, etc., also have serial structures.
As the cell height in a generic cell-library is uniform, larger transistors cannot be inserted into the cell. Instead, large transistors are folded and connected in parallel. An example of such as parallel structure is shown in Fig. 4 
Evaluation of Methods for Calculating the
Sensitivity Constant
The estimated error of sensitivity calculation by methods (B), (C) and (D) are compared with method (A). A generic cell-library designed for a 0.13 pm CMOS process is considered. Figure 6 shows the sensitivity constants of a 4-input NAND gate (NAND4) at a fall time, as simulated by SPICE. The sensitivity consfants s,, s2, x3 and s4 represent the constants of the nMOS transistors in the 4-input NAND gate in the order of connection from the output. As the input signal of input A rises, inputs B, C and D arc fixed high.
The x-axis represents the input transition time (lops to loops), the p u i s represents the load capacitance (IOfF to 1000, and the zaxis represents sensitivity, the reference of which is s3 of input C in Fig. 3 . The sensitivity constant s, of input A, which rises. becomes large compared to the other inputs when the load capacitance is small and the input transition is large. Figure 7 shows the error in rhe calculated delay variation for methods (B), (C) and (D) compared to method (A). In this evaluation, only the intra-chip and intra-gate variations are considered. we. The z-axis represents the standard deviation of delay variation, the reference of which is the standard deviation of method (A). The error in the delay variation becomes large when the load capacitance is small and the input transition is large because the sensitivity constants determined by methods (9). (C) and (D) are constant. Table I shows the maximum, average and minimum errors for Fig. 7 compared lo method (A). For method (B), the set of sensitivity constanls was determined for a typical load capacitance of 50fF and an input transition time of 50ps in Fig. 6 . At a rise time, there is only one transistor on the charging path, and as such it is not necessary to consider the intra-gate variability because the intra-pate-variabilitv factor in Eq. (25) becomes 1, as follows.
(29)
However, when more than one input rises simultaneously, the characteristics of the multiple transistors on the charging path will influence the delay variation. m e sensitivity constants of parallel structures are equal because all transistors in a parallel structure are designed identically and connected to the same nets. The delay variations simulated by methcds (A), (B) and (C) are therefore equal. The delay variation determined by method (0) is fi times larger than that of method Fig. 9 compared to method (A). The average error of method (8) is -1.12%. whereas the average error of method (C) is -12.1%. The error of method (9) also depends on the choice of typical conditions of load and slew. As the sensitivity ratio of the multi-stage structure is larger than that of the serial structure, the difference in the delay variation between methods (9) and (C) is larger than for the serial structure. The choice between method (9) or (C) should therefore be made in consideration of accuracy and computational cost.
EXPERIMENTAL RESULT OF DELAY ANALYSIS
In this section, we show an experimental result for lhe evaluation of the intra-gate variability using our method. We present the importance for consideration of the intra-gate variability. For comparison. circuit delays were simulated with and without consideration of the intra-gate variability. For these two simulations, the standard deviations of transistor Characteristics were equal, which were idenved from measurements 191. Sensitivity of method (A). For riiethod ~B J .
the set of iensiti\,ily cunrrsnti U~S determined for a lypiill I U J~ cdpncitanrr. . When intra-gate variability is not considered, the delay variation is 31.8% larger. This demonstrates that it is necessary to consider the intra-gate variability in order to .analyze gate-delay variation accurately.
CONCLUSION
A model for statistical calculation of gate-delay considering both intra-chip and inter-chip variability was proposed.
Every transistor on chargingldischarging paths influences the gate delay. At the statistical modeling of gate delay, it is necessary to consider the intra-gate vanability of transistor characteristics. The proposed model introduces sensitivity constants to facilitate the calculation of intra-gate variability without assigning variables to every individual transistor. The gate delay variation is calculated from the sensitivity constants and the delay variation simulated without consideration of the intra-gate Variability. The influence of the intra-gate variability is expressed in terms of an intra-gate-variability factor, which is calculated from the sensitivity constants. Through circuit simulation, the proposed method was demonstrated to give a delay variation 31.8% smaller than when inlragate variability is not considered, which is demonstrating that it is important to consider intra-gate variability in statistical timing analysis.
